In our design of CMOS comparator with high performance using GPDK 180nm technology we optimize these parameters. We analyse the transient response of the schematic design and the gain is calculated in AC analysis and also we measure the power dissipation. The circuit is built by using PMOS and NMOS transistor with a body effect. A plot of phase and gain also discussed in the paper. Finally a test schematic is built and transient analysis for an input voltage of 2V is measured using Cadence virtuoso. Simulation results are presented and it shows that this design can work under high speed clock frequency 200MHz. The design has low power dissipation.
INTRODUCTION 1.1 Basic CMOS Comparator
In Fig.1 The comparator is a circuit that compares an analog signal with another analog signal or reference and outputs a binary signal based on the comparison. If the + VP, the input of the comparator is at a greater potential than the -VN, input, the output of the comparator is a logic 1, where as if the + input is at a potential less than the -input, the output of the comparator is at logic 0. What is meant here by an analog signal is one that can have any of a continuum of amplitude values at a given point in time .In the strictest sense a binary signal can have only one of two given values at any point in time, but this concept of a binary signal is too ideal for real-world situations, where there is a transition region between the two binary states. It is important for the comparator to pass quickly through the transition region. The comparator is widely used in the process of converting analog signals to digital signals. In the analog-to-digital conversion process, it is necessary to first sample the input. This sampled signal is then applied to a combination of comparators to determine the digital equivalent of the analog signal. In its simplest form, the comparator can be considered as a 1-bit analog-digital converter. The presentation on comparators will first examine the requirements and characterization of comparators. 
CMOS Comparator Operation
The comparator senses the charge imbalance produced by the input at the pre-amplifier and reacts to that imbalance to create desired digital voltage levels at the output. In this manner this comparator can also be called a current comparator. The whole operation of comparison is divided into two phases of the clock. In the first phase when the clock is high, the switch transistor closes and short-circuits both the outputs of the comparator and set them to certain DC voltage level around midpoint of VCC. In the same phase the preamplifier creates charge imbalance at the differential nodes of the latch. In the second phase, the pre-amplifier is disconnected from the comparator and the short-circuiting transistor is also switched off. Now the comparator (or the inverter pair) amplifiers the charge imbalance into digital voltage levels on the differential nodes.
The second no ideal effect seen in comparator circuits is input-offset voltage, Vos. In Fig.2 12 not be a problem if the offset could be predicted, but it varies randomly from circuit to circuit for a given design. Figure 2 illustrates offset in the transfer curve for a comparator, with the circuit model including an offset generator shown in Fig.3 . The ± sign of the offset voltage accounts for the fact that Vos is unknown in polarity. 
SCHEMATIC DESIGN OF COMPARATOR
The most important dynamic parameters that determine the speed of a comparator are the propagation delay and the settling time. if the propagation delay time is determined by the slew rate of the comparator, then this time can be calculated as:
Where, ΔT=operation delay ΔV=change of the voltage at the output of the comparator.
SR=slew rate V OH Upper limit of the comparator V OL =Lower Limit Of The Comparator
Slew rate is a large-signal behavior that sets the maximum rate of output change. It is limited by the output driving capability of the comparator. The propagation delay is inversely proportional to the input voltage applied. This means that applying a larger input voltage will improve the propagation delay, up to the limits set by the slew rate. Fig.4 -The discrepant voltage of loading in NM0 and NM6 compares the one of the loading in NM7 and NM5. Two ports produce different current, after the current passing through the common gate stage, which is connected two output of preamplifier, and produces a voltage difference which is sent into of comparator. When clk is high, the comparator start to work, and the voltage difference will be amplified by the crossing plus feedback loop, and later comparator will keep the state until clk becomes low. 
SIMULATION RESULT
Simulation of the present design has been done using the 180nm CMOS technology under the 2V power supply by Cadence spectra. This design can directly used in an 8-bit pipeline ADCs, which first stage is a 1 bit switched capacitor pipeline ADC. Present results are included power dissipation, clock frequency, Phase and Gain calculation, power dissipation fig.8 . As the clock frequency of comparator is achieved 200MHz and clock period was (table.1) can be used where Low power is the main requirements and it is very much useful for ADC designer. Finally simulation results of the comparator are shown in Fig. 5, Fig.6 and 7 respectively. Table-2 has given to represent the different types of result. (-)  CLK  V1  0V  5V  0V   V2  5V  0V  5V  PERIOD  130NS  0  20NS   DELAY TIME  0S  130NS  0S  RISE TIME  20NS  20NS  20NS  FALL TIME  20NS  20NS Power dissipation 
Table 1-Component Parameter
V in (+) V in
CONCLUSION
A CMOS comparator design and optimized procedure has been developed for use in a pipeline ADC .A single comparator has been built and tested. It operated low power dissipation. The comparator is designed and simulated cadence spectre in 180nm CMOS Technology. Simulation results show that the circuit can work under as high clock frequency as 200MHz.
